Throughput Analysis of Multiple-Bus Multiprocessor Systems with Simultaneous Possession of Common Resources

Abstract

To answer the questions for the performance issues of multiple-bus multiprocessor systems under general conditions, a discrete-event simulation model has been developed. This model has been analyzed for different types of probability distributions for random variables A = processing times and B = memory access times for processors. For variables A and B, the following types of distributions are employed: exponential, Erlang, hypoexponential, hyperexponential, normal and constant. Simulation experiments show that the coefficient of variation of B, C_B has a significant effect on the system performance, especially for C_B>1, but the effect of C_A is negligible if A is either hypo- or hyperexponentially distributed. However, this is not the case for a normal distribution.

Processing efficiency, memory utilization and the percent of queued processors are some of the performance metrics used in our simulation model. We simulated several multiprocessor configurations and reach the conclusion that if the number of buses is equal to half the minimum value of the number of processors and the number of memory modules, the corresponding bus-deficient system behaves as a bus-sufficient system. Clearly, this is a substantial saving for the required number of buses without degrading the system performance.

Keywords

multiprocessor simulation throughput analysis multiple-bus multiprocessor discrete-event simulation

References

Feng, T. "A survey of interconnection networks," IEEE Computer , vol.14, pp. 12-27, Dec. 1981.

Bhandarkar, D.P. "Analysis of memory interference in multiprocessors ," IEEE Trans. Comput., vol. C-24, pp. 897-908, Sept. 1975.

Baskett, F.S. and A.J. Smith , "Interference in multiprocessor computer systems with interleaved memory," Commun. ACM, vol. 19, pp. 327-334, Jun. 1976.

Yen, D.W. , J.H. Patel and E.S. Davidson , "Memory interference in synchronous multiprocessor systems," IEEE Trans. Comput., vol. C-31, pp. 1116-1121, Nov. 1982.

Litaize, D. et al., "Towards a shared-memory massively parallel multiprocessor ," in Proc. 19th Int. Symp, on Comput. Arch., May 1992, pp. 70-79.

Swan, R.J. et al., "CM* — A modular multi-microprocessor," in Proc. 1977 AFIPS, pp. 637-644.

Levy, J.V. , "Buses: the skeleton of computer structures," in Computer Engineering: A DEC View of Hardware System Design, Digital Equipment Corp. 1978.

Bell, C.G. , "Multis: a new class of multi processor computers ," Science, vol. 228, pp. 462-467, 1985.

Mudge, T.N. , J.P. Hayes and D.C. Winsor , "Multiple-bus architectures," IEEE Computer, vol. 20, pp. 42-48, Jun. 1987 .

10.

Gordon, W.J. and G.F. Newell , "Closed queueing systems with exponential servers," Oper. Res., vol. 15, pp. 254-265, 1967.

11.

Baskett, F.S. et al., "Open, closed and mixed networks of queues with different classes of customers," J. ACM, vol. 22, pp. 248-260, Apr. 1975.

12.

Denning, P.J. and J.P. Buzen , "The operational analysis of queueing network models," ACM Surveys, vol. 10, pp. 225-261, Sept. 1978.

13.

Fung, F. and H.C. Tomg , "On the analysis of memory conflicts and bus contentions in a multiple-microprocessor system," IEEE Trans. Comput., vol. C-28, pp. 28-37, Jan. 1979.

14.

Goyal, A. and T. Agerwala , "Performance analysis of future shared storage systems," IBM J. Res. Develop., vol. 28, pp. 95-108, Jan. 1984.

15.

Hoogendoorn, C.H. , "A general model for memory interference in multiprocessors," IEEE Trans. Comput., vol. C-26, pp. 998-1005, Oct. 1977.

16.

Marsan, M.A. and M. Gerla , "Markov models for multiple-bus multiprocessor systems," IEEE Trans. Comput., vol. C-31, pp. 239-248, Mar. 1982 .

17.

Kleinrock, L. , Queueing Systems, vol. 1: Theory, John Wiley, 1975.

18.

Jacobson, P.A. and E.D. Lazowska , "Analyzing queueing networks with simultaneous resource possession," Commun. ACM, vol. 25, pp. 142-151, Feb. 1982.

19.

Irani, K.B. and I. Önyüksel , "A closed-form solution for the performance analysis of multiple-bus multiprocessor systems," IEEE Trans. Comput., vol. C-33, pp. 1004-1012, Nov. 1984.

20.

Önyüksel, I. and K.B. Irani , "Simulation experiments for performance analysis of multiple-bus multiprocessor systems with nonexponential service times," SIMULATION, vol. 52, pp. 18-23, Jan. 1989.

21.

Obaidat, M.S. and M.A. Radaideh , "A comparative simulation study of the performance of single-bus and two-bus multiprocessors," SIMULATION , vol. 56, pp. 9-18, Jan. 1991.

22.

Önyüksel, I. and K.B. Irani , "Markovian queueing network models for performance analysis of a single-bus multiprocessor system," IEEE Trans. Comput., vol. 39, pp. 975-980, Jul. 1990 .